Mobile
Verilog Online Help Prev Page Prev Page
Table of Contents
Bit-select
Block Statements
Built-in Primitives
Case Statement
Continuous Assignments
Conversion Functions
Comments
Compiler Directives
Concatenations
Conditional Operator
Delays
Disable Statement
Display Tasks
Edge Sensitive Path
Expression Bit Length
File I/O Functions
Functions
Identifiers
If Statement
Integer Constants
Intra-assignment Timing Controls
Keywords
Loop Statements
Memories
min:typ:max Delays
Module Declaration
Module Instantiation
Module Path Declaration
Module Path Polarity
Net Data Types
Operators
Parameters
Part-select
PLA Modeling Tasks
Probabilistic Distribution Functions
Procedural Assignments
Procedural Continuous Assignments
Procedural Timing Control
Range Specification
Real Constants
Register Data Types
Simulation Control Tasks
Simulation Time Functions
Specify Block
State Dependent Path
Stochastic Analysis Tasks
Strengths
Strings
Structured Procedures
Tasks
Timescale System Tasks
Timing Check Tasks
UDP Declaration
UDP Instantiation
UDP State Table
Value Change Dump (VCD) File
Vectors

min:typ:max Delays

Formal Definition

Delays can be specified for minimum, typical, and maximum propagation times.

Simplified Syntax

#(min:typ:max)

#(min:typ:max, min:typ:max)

#(min:typ:max, min:typ:max, min:typ:max)

Description

Delays can be specified with three values for each delay. These values describe minimum, typical and maximum propagation times (Example 1).

The min:typ:max values can be any constant value.

The min:typ:max values can be specified for delay control in procedural statements (Example 2).

Examples

Example 1

assign #(1:2:3) out = in1 & in2;
assign #(1:2:3,2:3:4) b = ~a;
assign #(1:5:7,2:3:4,3:5:7) w_or = |bus;

The min:typ:max values specified for one, two and three delay values.

Example 2

initial #(1:2:3) a = 5;

Important Notes

  • There is no relation between min, typ, and max value.

  • A simulation switch selects which of the three values is to be used. The default is typ.

 

Powered by IXwebhosting